



MS-7290 Block Diagram




	Line-Out	Internal Speaker
Mode 1	Plug-In	Off
Mode 2	Plug-Out	On


MSI
Micro-Star International, Inc.
Link to the Future

MICRO-START INT'L CO.,LTD.


Title BLOCK DIAGRAM			
Size	Document Number	Rev	
Custom	MS-7290	1.0	
Date: Monday, June 12, 2006		Sheet 2 of 32	




CPU SIGNAL BLOCK




BSEL			TABLE
2	1	0	FSB FREQUENCY
0	0	0	266 MHZ (1066)
0	1	0	200 MHZ (800)
0	0	1	133 MHZ (533)

PLACE BPM TERMINATION NEAR CPU







CAPS FOR FSB GENERIC



PLACE AT CPU END OF ROUTE





PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET
TRACE WIDTH TO CAPS MUST BE SMALLER THAN 12MILS





VTT_PWG SPEC :
High > 0.9v
Low < 0.3V
Trise < 150ns


FSBSEL RESISTOR CAN BE REMOVED IF ONLY TEJAS
AND CEDAR MILL ARE SUPPORTED







 MSI <i>Link to the Future</i>		MICRO-START INTL CO.,LTD.	
Title			
LGA775 Power			
Size	Document Number	Rev	
Custom	MS-7290	1.0	
Date:	Monday, June 12, 2006	Sheet	4 of 32












DDR2 DIMM1


SMBCLK_DDR R38 33-0603
SMBDATA_DDR R39 33-0603




DDR2 DIMM2

MSI
Link to the Future
MICRO-START INT'L CO.,LTD.


Title DDR2 DIMM1&2		Rev 1.0
Size Custom	Document Number MS-7290	
Date: Monday, June 12, 2006		Sheet 10 of 32







Video Connector




Because of the meterial pending, we have change to another RoHs connector.

 MSI <i>Link to the Future</i>				MICRO-START INT'L CO.,LTD.			
Title							
VGA connector							
Size	Document Number					Rev	
Custom	MS-7290					1.0	
Date:	Monday, June 12, 2006				Sheet	12	of 32









ICH 7
PART 2/3


Following are the GPIOs that need to be terminated properly if not used:
GPIO[39:36,23:21,19,7:0]: default as inputs and should be pulled up to Vcc3_3 if unused.
GPIO[31:29,15:8]: default as inputs and should be pulled up to VccSus3_3 if unused.




* Put a GND Plane under X'TAL
* Please put this block close ICH6






PRIMARY IDE BLOCK



FIRMWARE HUB (FWH)




FWH RESISTORS




$$75\text{mW(per segment)} \times 7 = 525\text{mW}$$


NO STUFF FOR 7290




POWER CIRCUIT FOR USB PORT 0,1,2,3






POWER CIRCUIT FOR USB PORT 4,5





REAR PANEL USB CONNECTOR FOR USB PORT 0,1,2,3




FRONT PANEL USB CONNECTOR FOR USB PORT 4,5









SERIAL PORT 1




Wake On Modem Header




PARALLAL PORT




CPU FAN




PS2 KEYBOARD & MOUSE CONNECTOR




ATX CONNECTOR








Front Panel



IDE LED



SERIAL ATA LED




3VSB MODE	3VDLDEC#
SINGLE MOSFET	PULL HIGH
DUAL MOSFET	PULL LOW


VDIMM MODE	EXTRAM
LINEAR REGULATOR	PULL LOW
PWM REGULATOR	PULL HIGH




ISL6316CR FOR Intel P4 VRD10.1 POWER CKT





Trace length less than 0.5inches




- EMC HF filter capacitors, located close to PLL



Clock Generator VTT Power Down Block






ISDEL = AD18
MASTER = PREQ#2
PIRQ#C


PCI PULL-UP / DOWN RESISTORS



PCI SLOT DECOUPLING CAPACITORS



MICRO-START INT'L CO.,LTD.		
Title		
PCI Slot		
Size	Document Number	Rev
Custom	MS-7290	1.0
Date:	Monday, June 12, 2006	Sheet 28 of 32



ICH7

GPIO	Alt Func	Pin	I/O/NC	Power	PU	SMI	Tol	Default	Signal Name
GPIO[0]	BM_BUSY#	AB18	I/O	Vcc3p3	N	Y	3.3	Input	strapped hi
GPIO[1]	PCIREQ[5]#	C8	I/O	V5REF	N	Y	5	Input	PREQ#5
GPIO[2]	PIRQE#	G8	I/OD	V5REF	N	Y	5	Input	PIRQ#E
GPIO[3]	PIRQF#	F7	I/OD	V5REF	N	Y	5	Input	PIRQ#F
GPIO[4]	PIRQG#	F8	I/OD	V5REF	N	Y	5	Input	PIRQ#G
GPIO[5]	PIRQH#	G7	I/OD	V5REF	N	Y	5	Input	PIRQ#H
GPIO[6]	unmuxed	AC21	I/O	Vcc3p3	N	Y	3.3	Input	PANEL_DETECT
GPIO[7]	unmuxed	AC18	I/O	Vcc3p3	N	Y	3.3	Input	SIO_SMI#
GPIO[8]	unmuxed	E21	I/O	VccSus3p3	N	Y	3.3	Input	strapped hi
GPIO[9]	unmuxed	E20	I/O	VccSus3p3	N	Y	3.3	Input	strapped hi
GPIO[10]	unmuxed	A20	I/O	VccSus3p3	N	Y	3.3	Input	strapped hi
GPIO[11]	SMBALERT#	B23	I/O	VccSus3p3	N	Y	3.3	Input	strapped hi
GPIO[12]	unmuxed	F19	I/O	VccSus3p3	N	Y	3.3	Input	SIO_PME#
GPIO[13]	unmuxed	E19	I/O	VccSus3p3	N	Y	3.3	Input	strapped hi
GPIO[14]	unmuxed	R4	I/O	VccSus3p3	N	Y	3.3	Input	strapped hi
GPIO[15]	unmuxed	E22	I/O	VccSus3p3	N	Y	3.3	Input	strapped hi
GPIO[16]	unmuxed	AC22	I/O	Vcc3p3	N	N	3.3	0	NC
GPIO[17]	PCIGNT[5]#	D8	I/O	Vcc3p3	N	N	3.3	N/A	NC
GPIO[18]	unmuxed	AC20	I/O	Vcc3p3	N	N	3.3	1	NC
GPIO[19]	SATA1GP	AH18	I/O	Vcc3p3	N	N	3.3	Input	strapped hi
GPIO[20]	unmuxed	AF21	I/O	Vcc3p3	N	N	3.3	1	NC
GPIO[21]	SATA0GP	AF19	I/O	Vcc3p3	N	N	3.3	Input	strapped hi
GPIO[22]	PCIREQ[4]#	A13	I/O	Vcc3p3	N	N	3.3	Input	PREQ#4
GPIO[23]	LDRQ1#	AA5	I/O	Vcc3p3	N	N	3.3	Input	strapped hi
GPIO[24]	unmuxed	R3	I/O	VccSus3p3	N	N	3.3	1	LAN_DISABLE#
GPIO[25]	unmuxed	D20	I/O	VccSus3p3	Y	N	3.3	1	HWSPND#
GPIO[26]	unmuxed	A21	I/O	VccSus3p3	N	N	3.3	0	LCD_S1_ENA
GPIO[27]	unmuxed	B21	I/O	VccSus3p3	N	N	3.3	0	NC
GPIO[28]	unmuxed	E23	I/O	VccSus3p3	N	N	3.3	0	NC
GPIO[29]	OC5#	C3	I/O	VccSus3p3	N	N	3.3	Input	OC#2
GPIO[30]	OC6#	A2	I/O	VccSus3p3	N	N	3.3	Input	OC#3
GPIO[31]	OC7#	B3	I/O	VccSus3p3	N	N	3.3	Input	OC#3
GPIO[32]	unmuxed	AG18	I/O	Vcc3p3	N	N	3.3	1	BIOS_WP#
GPIO[33]	unmuxed	AC19	I/O	Vcc3p3	N	N	3.3	1	NC
GPIO[34]	unmuxed	U2	I/O	Vcc3p3	N	N	3.3	0	NC
GPIO[35]	unmuxed	AD21	I/O	Vcc3p3	N	N	3.3	1	NC
GPIO[36]	SATA2GP	AH19	I/O	Vcc3p3	N	N	3.3	Input	strapped hi
GPIO[37]	SATA3GP	AE19	I/O	Vcc3p3	N	N	3.3	Input	strapped hi
GPIO[38]	unmuxed	AD20	I/O	Vcc3p3	N	N	3.3	Input	strapped hi
GPIO[39]	unmuxed	AE20	I/O	Vcc3p3	N	N	3.3	Input	strapped hi
GPIO[48]	GNT4#	A14	I/O	Vcc3p3	N	N	3.3	N/A	NC
GPIO[49]	CPUPWRGD	AG24	I/O	V_CPU_IO	N	N	CPU	N/A	H_PWRGD

Following are the GPIOs that need to be terminated roperly if not used: GPIO[39:36,23:21,19,7:0]: default as inputs and should be pulled up to Vcc3_3 if unused. GPIO[31:29,15:8]: default as inputs and should be pulled up to VccSus3_3 if unused.

GPIO[15:0] can be configured to cause a SMI# or SCI. Note that a GPI can be routed to either an SMI# or an SCI, but not both.

SIO SCH5017

PIN NAME	PIN#	USAGE	Input/Output
GP42	90	SIO_PME#	OUTPUT
GP27	36	SIO_SMI#	OUTPUT
INTRD_IN-	33	CLEAR PASSWORD	INPUT

SMBus DISTRIBUTION

SMBus	Power	Load
SMBCLK	VCC3_SB	ICH7, LAN
SMBCLK_ISO	VCC3	DIMM, CLK GEN, SIO, MS7

FWH Note: FWH GPs should only be used for static options, do not put dynamic nets on these				
GPIO	Pin#	Power	Tol	Signal Name
FPGI[0]	6	Main	3.3	ATADET0
FPGI[1]	5	Main	3.3	pull-down
FPGI[2]	4	Main	3.3	pull-down
FPGI[3]	3	Main	3.3	pull-down
FPGI[4]	30	Main	3.3	pull-down

PCI Config.

DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK
Ricoh R5C486	PIRQ#A PIRQ#B	PREQ#0 PGNT#0	AD16	PCI_CLK0
mini-PCI	PIRQ#C PIRQ#B	PREQ#2 PGNT#2	AD18	PCI_CLK1

PCI_RST# DISTRIBUTION


SOURCE	PCIRST#	LOAD
ICH7	PCIRST_ICH6#	MS7
	PLTRST#	NB, SIO, FWH, TPM, CH7308A
MS7	PCIRST#1	LAN, CARD_BUS,MARVELL 88SA8040
	PCIRST#2	mini-PCI,AK2001,
	HD_RST#	IDE
NB	H_CPURST#	CPU

DDRII DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	A0H	MCLK_A0/MCLK_A#0 MCLK_A1/MCLK_A#1 MCLK_A2/MCLK_A#2
DIMM 2	A4H	MCLK_B0/MCLK_B#0 MCLK_B1/MCLK_B#1 MCLK_B2/MCLK_B#2

JUMPER SETTING

JBAT1	(1-2)NORMAL	(2-3)CLEAR
-------	-------------	------------

**MICRO-START INTL CO.,LTD.**

Title		GPIO MAP	
Size	Document Number	Rev	
Custom	MS-7290	1.0	
Date:	Monday, June 12, 2006	Sheet	31 of 32

Change Note

Ver:0A

- (1) . page 23 : change R830 vaul from 470 ohm to 1K
- (2) . page 24 :
- 1 . change R355 vaul from 470 ohm to 1K
- 2 . change EC57 vaul from 1000uf to 1800uf
- 3 . Remove Q162,Q163,C417 and Add R1248,R1249 for USB power rise after PWR_OK

Ver:01S

- (3) . page 23 : change R830 vaul from 1K to 680ohm
- (4) . page 24 : change R355 vaul from 1K to 680ohm